

/ Descriptions

BRCM24C64SC SOP-8 64 Kbit I²C

The BRCM24C64SC is 64Kbit I²C-compatible Serial EEPROM (Electrically Erasable Programmable Read-Only Memory) device in a SOP-8 Plastic Package. Halogen-free Product.

/ Features

1.7V	2.5~5.5V	1Mhz	1.7~2.5V
400Khz			
CMOS	400uA	1.6mA	

32

128

5ms

100

100

ESD HBM

6KV

+/-200mA;

Single Supply Voltage

Minimum operating voltage down to 1.7V 1 MHz clock from 2.5V to 5.5V 400kHz clock from 1.7V to 2.5V

Low power CMOS technology Read current 400uA, maximum Write current 1.6mA, maximum Schmitt Trigger, Filtered Inputs for Noise Suppression

Sequential & Random Read Features

32-byte Page Write Modes

Write protect of the whole memory array

Additional Write Lockable Page and 128-bit Serial Number

Self-timed Write Cycle (5ms maximum)


High Reliability Endurance: > 1 Million Write Cycles Data Retention: > 100 Years HBM: 6KV

Latch up Capability: +/-200mA;

/ Applications

Household appliances, Network communications, Portable Bluetooth devices, Set-top boxes, Smart meters, Fingerprint unlocking devices

/ Pinning



/ Pinning

Pin	Name	Type	Description
1	E0	Input	
2	E1	Input	
3	E2	Input	
4	GND	Ground	
5	SDA	I/O	/
6	SCL	Input	
7	WCB	Input	
8	VCC	Power	

/ Marking

/ See Marking Instructions

/ Absolute Maximum Ratings(Ta=25)

Parameter	Symbol	Rating	Unit
Storage Temperature	T _{stg}	-65~+150	
Operation Temperature	T _{opr}	-40~+85	
Maximum Operation Voltage	V _{cc}	6.25	V
Voltage on Any Pin with Respect to Ground	V _{pin}	-1.0~ V _{cc} +1.0	V
DC Output Current	I _{out}	5.0	
Electro-Static discharge HBM mode	ESD	6000	

/ Reliability Characteristic

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Endurance	EDR	25℃ 3.3V Page mode	1,000,000			Write cycles
Data retention	DRET		100			Years


/ AC Electrical Characteristics (Unless otherwise specified, Vcc = 1.7V to 5.5V,

$T_A = -40^{\circ}\text{C}$ to 85

Parameter	Symbol	1.7V≤Vcc<2.5V			2.5V≤Vcc≤5.5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Data In Hold Time	t _{HD.DAT}	0	-	-	0	-	-	us
Data In Setup Time	t _{SU.DAT}	0.1	-	-	0.1	-	-	us
Inputs Rise Time[1]	t _R	-	-	0.3	-	-	0.3	us
Inputs Fall Time[1]	t _F	-	-	0.3	-	-	0.1	us
Stop Setup Time	t _{SU.STO}	0.6	-	-	0.25	-	-	us
Data Out Hold Time	t _{DH}	0.05	-	-	0.05	-	-	us
WCB pin Setup Time	t _{SU.WCB}	1.2	-	-	0.6	-	-	us
WCB pin Hold Time	t _{HD.WCB}	1.2	-	-	0.6	-	-	us
Write Cycle Time	t _{WR}	-	-	5	-	-	5	ms

Notes: AC measurement conditions:

1. RL (connects to Vcc): 1.3k (2.5V, 5.5V), 10k (1.7V)
2. Input pulse voltages: 0.3 Vcc to 0.7 Vcc
3. Input rise and fall times: $\leq 50\text{ns}$
4. Input and output timing reference voltages: 0.5Vcc



/ Functional Description

H / Data Input

SDA SDA SCL (1) SCL
(1)

The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see to Figure 1). Data changes during SCL high periods will indicate a start or stop condition as defined below.




Figure 1 Data Validity

H / Start Condition

SCL SDA
2

A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see to Figure 2).

H / Stop Condition

SCL SDA

BRCM24C64SC

A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the BRCM24C64SC in a standby power mode (see Figure 2).




Figure 2 Start and Stop Definition

H ACK / Acknowledge

ACK BRCM24C64SC BRCM24C64SC “ 0 ”
9

/ Functional Description

All addresses and data words are serially transmitted to and from the BRCM24C64SC in 8-bit words. The BRCM24C64SC sends a “0” to acknowledge that it has received each word. This happens during the ninth clock cycle.




Figure 3 Output Acknowledge

H

/ Standby Mode

BRCM24C64SC

:(a)

,(b)

/ Functional Description

Chip	Access area	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BRCM24C64SC	Normal Area	1	0	1	0	E2	E1	E0	R/W
	ID Page	1	0	1	1	E2	E1	E0	R/W
	Lock Bit	1	0	1	1	E2	E1	E0	R/W
	Serial Number	1	0	1	1	E2	E1	E0	1

Table 1 Device Address

Chip	Access area	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BRCM24C64SC	Normal Area	X	X	X	A12	A11	A10	A9	A8
	ID Page	X	X	X	X	0	0	X	X
	Lock Bit	X	X	X	X	X	1	X	X
	Serial Number	X	X	X	X	1	0	X	X

Table 2 First Word Address

Chip	Access area	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BRCM24C64SC	Normal Area	A7	A6	A5	A4	A3	A2	A1	A0
	ID Page	X	X	X	A4	A3	A2	A1	A0
	Lock Bit	X	X	X	X	X	X	X	X
	Serial Number	X	X	X	X	A3	A2	A1	A0

Table 3 Second Word Address

E2	E1	E0		8				E2	E1
E0						8	/		
		0		1				0	

The E2, E1 and E0 device address bits to allow as many as 8 devices on the same bus. These bits must compare to their corresponding hardwired input pins. The E2, E1 and E0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are floating. The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low. Upon a compare of the device address, the Chip will output a zero. If a compare is not made, the device will return to a standby state.

H / Data Security

BRCM24C64SC WCB Vcc

BRCM24C64SC has a hardware data protection scheme that allows the user to write protect the whole memory when the WCB pin is at Vcc.

H / Byte Write

8 (A12/A0)

BRCM24C64SC “ 0 ” 8 8

BRCM24C64SC “ 0 ”

BRCM24C64SC BRCM24C64SC

(5)

/ Functional Description

A write operation requires one 8-bit data word address A12/A0 following the device address word and acknowledgment. Upon receipt of this address, the BRCM24C64SC will again respond with a “0” and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the BRCM24C64SC will output a “0” and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. And then the BRCM24C64SC enters an internally timed write cycle, all inputs are disabled during this write cycle and the BRCM24C64SC will not respond until the write is complete (see Figure 5).




Figure 5 Byte Write

H / Page Write

BRCM24C64SC

BRCM24C64SC

“ 0 ”

A page write is initiated the same as a byte write, but the master does not send a stop condition after the first data word is clocked in. Instead, after the BRCM24C64SC acknowledges receipt of the first data word, the master can transmit more data words. The BRCM24C64SC will respond with a “0” after each data word received. The microcontroller must terminate the page write sequence with a stop condition.




Figure 6 Page Write

/ Functional Description

The lower five bits of the data word address are

/ Functional Description

A Random Read requires a “dummy” byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the BRCM24C64SC, the microcontroller must generate another start condition. The microcontroller now initiates a Current Address Read by sending a device address with the read/write select bit high. The BRCM24C64SC acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a “0” but does generate a following stop condition (see Figure 8).




Figure 8 Random Address Read

H / Sequential Read

BRCM24C64SC

“ 0 ”

9

Sequential Reads are initiated by either a Current Address Read or a Random Address Read. After the microcontroller receives a data word, it responds with acknowledge. As long as the BRCM24C64SC receives acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll-over and the Sequential Read will continue. The Sequential Read operation is terminated when the microcontroller does not respond with a “0” but does generate a following stop condition (see Figure 9).




Figure 9 Sequential Read

/ Functional Description

H / Read Identification Page

32				
1011b	A12/ A5	A4 / A0	ID	
		10d	22	ID
32				

The Identification Page (32 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. The Identification Page can be read by Read Identification Page instruction which uses the same protocol and format as the Read Command (from memory array) with device type identifier defined as 1011b. The MSB address bits A12/A5 are don't care, the LSB address bits A4/A0 define the byte address inside the Identification Page. The number of bytes to read in the ID page must not exceed the page boundary (e.g. when reading the Identification Page from location 10d, the number of bytes should be less than or equal to 22, as the ID page boundary is 32 bytes).

H / Read the Lock Status

[		+		]	/
ACK				NoACK,(	10)

The locked/unlocked status of the Identification page can be checked by transmitting a specific truncated command [Identification Page Write instruction + one data byte] to the device. The device returns an acknowledge bit if the Identification page is unlocked, otherwise a NoACK bit if the Identification page is locked (see Figure 10).




Figure 10 Lock Status Read (When Identification page locked, return NoACK after one data byte)

H / Read Serial Number

1				
128				
EEPROM				“ ”
				EEPROM
1				

/ Functional Description

	A11	A10	" 10 "	2	" 10 "
		0800h			
128	16				
	128				ACK
		11			


Reading the serial number is similar to the sequential read sequence but requires use of the device address seen in Table 1 , a dummy write, and the use of a specific word address. The entire 128-bit value must be read from the starting address of the serial number block to guarantee a unique number.

Since the address pointer of the device is shared between the regular EEPROM array and the serial number block, a dummy write sequence, as part of a Random Read or Sequential Read protocol, should be performed to ensure the address pointer is set to zero. A Current Address Read of the serial number block is supported but if Sin11.4(A)8.6(T)-16ni pr8(blo)-6.1(-4.6(ck)5dres.rtin452 TD-.00A)8076c.1973




/ Time Sequence Diagram

Bus Timing



Write Cycle Timing






/ Package Dimensions



/ Marking Instructions



BR

24C64


Note:

BR: Company Code.

24C64: Product Type.

****: Lot No. Code, code change with Lot No.

() / Temperature Profile for IR Reflow Soldering(Pb-Free)



Note:

- 1

150 180

60 90sec;
- 2

245±5

5±0.5sec;
- 3

2 10

/sec.
- 1.Preheating:150~180

, Time:60~90sec.
- 2.Peak Temp.:245±5

, Duration:5±0.5sec.
3. Cooling Speed: 2~10

/sec.

/ Resistance to Soldering Heat Test Conditions

260±5

10±1 sec.

Temp.:260±5

Time:10±1 sec

/ Packaging SPEC.

/ REEL

Package Type 封装形式	Units 包装数量					Dimension 包装尺寸 (unit: mm ³)		
	只 卷盘	卷盘 盒	只 盒	盒 箱	只 箱		盒	箱